May 17, 2024  
2017-2018 Graduate Bulletin 
    
  Catalog Home
  Degree and Certificate Programs
  Resources
  General Information
  Tuition and Fees
  Student Financial Assistance
  Academic Regulations
  College of Arts and Sciences
  Barney School of Business
  College of Education, Nursing and Health Professions
  College of Engineering, Technology, and Architecture
  Hartford Art School
  The Hartt School
  University Faculty, Administration, and Board of Regents
  Courses
  Academic and Religious Calendars
HELP
2017-2018 Graduate Bulletin [ARCHIVED BULLETIN]

ECE 565 - Digital VLSI Design I


3 credit(s)
Techniques for CMOS digital integrated circuit design at circuit, subsystem, and system levels. CAD tools for design from schematic capture to physical layout. Design methodologies—programmable logic, standard cell, full custom CMOS fabrication technology; design issues—speed, power, reliability, testability; CMOS-design case studies. Laboratory project.
Prerequisite(s): Graduate or senior ECE standing with ECE 362/364 (minimum grade of C-).
Laboratory fee.


Click here for Fall 2024 course scheduling information.

Click here for Spring 2024 course scheduling information.